HYBRID Circuit Design Engineer with ACTIVE Secret Security Clear with Security Clearance

---

Job description

TITLE: HYBRID Circuit Design Engineer with ACTIVE Secret Security Clearance LOCATION: Grand Prairie, TX 75050 (only candidate within commuting distance will be considered) DURATION: 12+ months WORK SCHEDULE: 4/10A-1st Shift SECURITY CLEARANCE: Active Secret RATE RANGE:$75/hr -$96/hr W2 (no health benefits while on contract) GeoLogics is looking for an experienced Digital Circuit Design Engineer to develop advanced circuit card solutions for next-generation radar systems. The ideal candidate will have excellent communication skills and a demonstrated ability to work independently in a past-pace design environment. Specific required experience is with complex circuit card design may include high speed interfaces (100GbE, PCIe, DDR4, etc.), as well as experience with AMD Xilinx Zync Ultrascale+ MPSoC / RFSoC solutions. Responsibilities include taking ownership of a CCA design over the full design cycle from requirements definition through verification and validation testing at the circuit card level. REQUIRED SKILLS AND EXPERIENCE: Experience with mix signal circuit card design - digital / analog / power Experience of CCA integration with testing tools including power supplies, Digital Multi-Meters, Oscilloscopes, Electronic Loads, Data Acquisition devices Ability to perform design trade studies; evaluating cost, weight, packaging, power benefits Familiarity or experience with parts and materials selections for CCA designs Experience capturing flowed and derived requirements for CCA designs Experience deriving test requirements for CCA designs Experience with Cadence PSpice, LTSpice, or equivalent for circuit simulation and analysis Experience with Mentor Graphics / Siemens Xpedition or equivalent for schematic capture and layout - Must Experience with Mentor Graphics Siemens Hyperlynx or equivalent for signal and power integrity analysis Demonstrated ability to effectively communicate and collaborate with a multi-disciplined team of design engineers and internal stakeholders at all levels Demonstrated ability to work independently and with little oversight in a fast paced, dynamic and agile environment to meet an aggressive schedule Self-starter who can fully engage with other personnel on the program and operate with minimal direct supervision Must have CCA Designs experience. Experience with Cadence PSpice, LTSpice, or equivalent for circuit simulation and analysis Experience with Mentor Graphics / Siemens Xpedition or equivalent for schematic capture and layout - Must Experience with Mentor Graphics Siemens Hyperlynx or equivalent for signal and power integrity analysis Experience with mix signal circuit card design - digital / analog / power is a must. BS+8-10 YRS or MS+6-8 YRS DESIRED SKILLS: Experience with design and analysis of digital high speed interfaces (1GbE, PCIe, DDR4, etc.) Experience with AMD Xilinx MPSoC / RFSoC component solutions Familiar with Radar sensor electronics or application SKILLS REQUIRED Name Required Experience Circuit Design Yes 6+ Years Electrical Yes 6+ Years Electrical Troubleshooting Yes 6+ Years Mechanical & Electrical Systems No Troubleshooting No Circuit Design Yes 6+ Years Circuit Failure Mode Analysis Yes 4 - 6 Years Read Electrical Schematics Yes 6+ Years Requirements Development Yes 2 - 4 Years Electrical Diagnosis/Repair No Electrical Standards No Electrical Testing No 4 - 6 Years Basic Mechanical/Electrical Concepts No Complex Mechanical/Electrical Concepts No Electrical Technology No If you would like to interview for this position, please send an updated WORD version of your resume to Dee Smith, Dee Smith Sr. Technical Recruiter Rates listed are not a guarantee of salary/rate. Rate offered at time of hire will depend on many factors including education, experience, interview results and skill level GeoLogics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

<!– job description page –>